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Abstract—Ripple-based controls are popular to achieve a fast 
dynamic response, but the design of these controls assuring 
robustness is not easy due to its intrinsic nonlinear nature. These 
techniques often rely on sensing networks heavily dependent 
on parasitic elements to estimate the inductor current or the 
capacitor current. Consequently, a modeling technique that takes 
into account these sensors and parasitic elements is needed. 
This paper proposes an optimization algorithm to design a wide 
variety of controls that can take into account the parasitic 
elements and tolerances of the converter. The proposed algorithm 
can be used to design very fast controls that are also robust 
in a real-world implementation. This algorithm is verified on a 
300kHz Buck converter with Voltage mode and a 1.3MHz Buck 
converter with V2IC control. 
Index Terms—control of DC/DC converters, fast, robustness, 
voltage mode, v2, v2ic, optimization. 
I. I N T R O D U C T I O N 
Point-of-Load DC/DC converters need to withstand severe 
load perturbations and, to minimize the voltage deviation 
under these transients, the control of the converter needs to be 
very fast. The design of very fast controls can be problematic 
because the higher the bandwidth, the higher the effects of the 
parasitic elements and the lower the robustness. In order to 
ensure a robust design, practitioners must consider not only 
the operation region of the converter but also the possible 
tolerances of the passive elements. 
Ripple-based controls, like V2 [1], are popular in Point-
of-Load applications for their capability to achieve a fast 
response. These controls use rippled information of the power 
stage as the triangular waveform for the modulator (fig. la). 
They are composed by a fast loop, composed by the rippled 
signals and an optional external ramp, and a slow loop, 
composed typically by a type-I controller with low bandwidth 
that regulates tightly the output voltage in steady state. Con-
sequently, when there is a perturbation that causes a change 
in the rippled signal, the duty cycle can change immediately 
and the control reacts very fast (fig.lb). However, the design 
of a fast and robust ripple-based control is not easy. These 
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Fig. 1: Conceptual explanation of ripple-based controls. 
controls are prone to sub-harmonic oscillations so external 
ramp compensation might be required. Since the external ramp 
typically damps the dynamic response, a trade-off between 
fastness and robustness is needed when selecting the amplitude 
of the ramp. 
Furthermore, some ripple-based controls sense the inductor 
current [2, 3] or the capacitor current [4, 5, 6] by introducing 
a lossless network that matches the time constant of a passive 
element, including parasitic elements. For example, for a good 
sense of the capacitor current the time constants of a real 
capacitor (including capacitance, series-resistance and series-
inductance) need to be matched [7]. In order to design a robust 
control, the effect of distorted measurements due to a not ideal 
matching need to be also taken into consideration. 
As seen above, the operation region, tolerances of the pas-
sives, parasitic elements, the sensing network and possible 
appearances of sub-harmonic oscillations must be regarded 
for a robust design of the control. In order to achieve this 
task, a modeling technique and a stability analysis that include 
all these considerations is needed. The Describing Function 
technique is a useful modeling technique [8], it can be used 
to model current mode and ripple-based controls as a transfer 
function [8, 9] or as an equivalent circuit model [10, 11, 6]. 
Since it is accurate up to half the switching frequency, it can be 
used to predict sub-harmonic oscillations. Consequently, the 
Describing Function technique provides a very good under-
standing of the system. However, it may not be an appropriate 
technique when modeling a converter including all the relevant 
parasitic elements or the sensing network. Therefore, the effect 
of the distortion in the measurement due to a non ideal sensing 
may not be analyzed with this technique. Furthermore, [12] 
shows that, under certain conditions, the accuracy of the model 
based on the Describing Function decreases and needs to be 
used with caution. 
This paper proposes an optimization algorithm that uses 
a very accurate numerical modeling technique and stability 
analysis, that takes into account tolerances of passives, para-
sitic elements and distorted measurements [12]. This way, the 
algorithm is capable of designing a very fast control while 
being very robust. The proposed algorithm can be applied 
to a wide variety of controls such as voltage mode, current 
mode and ripple-based controls and to different modulation 
techniques such as PWM (constant switching frequency) and 
constant on-time. 
II. R E V I E W OF V2, V2IL A N D V2IC CONTROLS 
V2 [1] is a ripple-based control that uses the output voltage 
as the signal to modulate the duty cycle. If the ESR of 
the output capacitor is large, as it is the case for OS-CON 
capacitors, the output voltage ripple is dominated by the ripple 
across the ESR. This voltage is vRc = ic • Rc, where ic 
is the capacitor current and Rc is the ESR of the output 
capacitor. Therefore, if the ESR is large, the output voltage 
has information about the capacitor current and, consequently, 
about the output current and can react very fast under load 
steps [13]. 
However, if low-ESR capacitor are used such as ceramic 
capacitors, sub-harmonic oscillations can appear in V2 control 
(flg.2). In these cases, it is needed to add compensation to 
stabilize the control. 
This compensation can be done means of adding a ramp, 
but this can damp the response of the control. A better 
strategy is to compensate with a triangular signal that has 
information about the converter. The most popular way to 
achieve this is to compensate with the inductor current [2, 3]. 
This control is called in the industry V2 with inductor current 
ramp compensation but we will call it V2IL for simplicity. The 
sense of the inductor current is commonly done by means of 
a R-C network that matches the impedance of the inductor: 
L/RL = RiCi, where L is the inductance, RL is the ESR of 
the inductor and fij and C¿ are the resistance and capacitance 
of the R-C network (flg.3). V2IL control is already popular 
in the industry with chips available to build the controller 
[14, 15]. 
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Nonetheless, the inductor current does not have information 
about the output current and, if low-ESR caps are used, the 
control does not exhibit a feedforward of the output current. 
This can limit its dynamic response under a load step. On the 
other hand, if the capacitor current is used to compensate the 
V2 control, then the control will exhibit a feedforward of the 
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output current and, consequently, it can react very fast under 
load steps [13]. This control, that uses both the output voltage 
and the capacitor current as the modulator signal, is called 
V2IC [5, 6]. Fig.4 shows the scheme of the V2IC control. 
The sensing of the capacitor current is done by means of 
a transimpedance amplifier that is designed to behave like 
an impedance proportional to the impedance of the output 
capacitor, including the ESR and the ESL of the capacitor. 
Notice that, in the implementation of V2IC, only the output 
voltage is sensed. 
III. MODELING AND STABILITY ANALYSIS 
This section explains the techniques to model and evalu-
ate the stability that will be later used in the optimization 
algorithm. It also shows the complete schemes of the Buck 
converter and controls that will be modeled. The optimization 
algorithm can optimize the dynamic response of a wide variety 
of controls but the following ones are selected to illustrate the 
possibilities: 
• Voltage mode with constant frequency modulation be-
cause it is the most widely used control. 
• V2IL with constant on-time modulation because it has 
gathered a lot of attention from the industry and it is 
being increasingly used. 
• V2IC with constant frequency modulation for its capabil-
ity of achieving an almost optimal dynamic response. 
A. Methodology 
This subsection explains the methodology to model the 
whole converter (with the power stage and the control in-
cluded) and to evaluate its stability. [12] presents the descrip-
tion of the methodology applied to V2 and V2IC control. The 
modeling of the converter is a time-domain model derived 
from the piecewise-smooth model of the system (1): 
where i) is the piecewise state space model of the converter, 
ii) are the switching conditions to commutate the state, x 
is a vector containing the state variables and u is a vector 
containing the input variables. It is important to point out that 
x does not only contain the state variables of the power stage 
but also the state variables of the control. The stability analysis 
is based on Floquet theory which uses the piecewise-smooth 
model of (1). As this paper is focused on explaining the 
optimization algorithm and its results, please refer to [12] for 
further information about the modeling and stability analysis. 
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Fig. 5: Scheme of a Buck converter with parasitic elements. 
B. Power stage and control 
This subsection explains the elements that are considered 
in the modeling of the power stage and the control. Fig.5 
shows the power stage of a synchronous Buck converter with 
all the considered input variables, state variables and parasitic 
elements. 
The input variables are the input voltage, Vin, and an 
additional load current, i¡oa(¡. The state variables are the 
inductor current, iL, the capacitor current, ic, and the capacitor 
voltage, vc. The considered parasitic elements are the on-
resistances of the MOSFETs, Rhs,on and Ris,on, the series-
resistance of the inductor, RL, and the series-resistance and 
series-inductance of the output capacitor, Rc and Lc. 
Since V2IL and V2IC use the parasitic elements of the 
inductor and the output capacitor, respectively, their inclusion 
in the modeling is crucial to evaluate the influence of an 
incorrect estimation of them. 
Fig.6a-6c show the complete schemes of the converters with 
different controls as they are modeled. Fig.6a represents the 
model of the converter controlled with voltage mode, fig.6b 
with V2IL control and fig.6c with V2IC control. Notice that 
the sensing networks have been included in the modeling. In 
the case, of V2IC, the trans-impedance amplifier has been 
changed to an equivalent RLC network with an impedance 
n times proportional to the impedance of the output capacitor 
for analysis purposes. The input variable of the controls is 
the reference voltage, Vre¡. The state variables are specific 
for each control. In voltage mode, the state variables of the 
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Fig. 6: Schemes of the controls as they are modeled. 
control are va, vb and vd, which are the capacitor voltages of 
the type-Ill linear controller. In V2IL, the state variables are 
the capacitor voltage of the type-I linear controller, vf, and 
the capacitor voltage of the sensing network of the inductor 
current, «¿. In V2IC, the state variables are the capacitor 
voltage of the type-I linear controller, v¡, and the capacitor 
voltage and capacitor current of the sensing network of the 
current through the output capacitor, vs and is. 
C. Comparison with Simplis simulation 
This subsection validates at simulation level the models 
that are used in the optimization algorithm. Fig.7 shows 
the transient response of the modeled controls under a load 
disturbance obtained from the derived model and from the 
Simplis simulation. Specifically, fig.7a shows the validation 
of the model of Voltage mode, 7b shows the validation of the 
model of V2IL and 7c shows the validation of the model of 
V2IC. The parameters of each control are: 
. Voltage mode (fig.6a): Vin = 5V, vout = IV, fsw = 
1.29MHz, L = IhOnH, RL = 2mü, C = 
150/ii1, Rc = lmil, Lc = 400pH, Rhs¡on = 
30mQ, RlS}0n = 12mQ, Rx = lMkQ, R2 = 
3MÍI, R3 = 50Q, C\ = 75pF, C2 = 2AnF, C3 = 
2.2nF. 
. V2IL (fig.6b): Vin = 5V, vout = 1.2V, Ton = 
61ns, L = lOOnH, RL = ÍOmQ, C = 4/xF, Rc = 
4.86mQ, Lc = IQQpH, Rhs¡on = 20mtt, Rls¡on = 
ÍOmíl, Ri = IQktt, d = InF, K{ = 10.718, Kv = 
1.61, Rf = Iktt, Cf = 4.28nF. 
. V2IC (fig.6c): Vin = 5V, vout = 1.2V, fsw = 
300kHz, L = 1.3/JH, RL = 2mQ, C = 30¡JF, RC = 
iAmil, Lc = lOOpH, RhSi0n = 50mil, RlSi0n = 
50miX C\ = ZOnF, ñ , = 4.4Q, L, = lOOnH, K,-n = 
1, R f l.2kQ, Cf = 22nF, Vr, 'f 0.129, Kv 
0.6V. 
The reason for different power stages and conditions is to 
validate that the model behaves well under several cases. For 
example, V2IL is modulated with constant on-time while the 
others are modulates with constant switching frequency. Also, 
Voltage mode control is tested with high switching frequency 
to see the effect of the ESL on the output voltage. They all 
show a very good agreement and, consequently, the models 
are valid. 
IV OPTIMIZATION ALGORITHM 
This section explains the proposed optimization algorithm 
to design fast and robust controls. Fig.8a shows the conceptual 
scheme of the proposed algorithm: by using an accurate 
stability analysis and modeling, the algorithm optimizes the 
transient response of the control taking into account static and 
dynamic constraints specified by the user. Fig.8b is a visual 
example of the tolerances and constraints that can be defined 
in the algorithm. 
The flow of the algorithm is as follows: 
1) assuring stability: for every set of control parameters 
(gains and capacitors and resistors of linear controllers) 
that is evaluated, first, the stability is analyzed over the 
whole operating region and regarding tolerances of the 
components of the converter. If the converter is not stable 
in any of the cases, then that set of control parameters 
is rejected. 
2) assuring dynamic requirements: if the converter is stable 
in all cases, the dynamic behavior under user-defined 
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Fig. 7: Comparison of proposed time-domain models with Simplis simulation. 
perturbations is computed. The value of the output 
voltage and the inductor current is monitored and, if 
a dynamic constraint (maximum overcurrent, maximum 
overvoltage,...) is violated, the algorithm rejects that set 
of parameters. 
3) calculation of objective function: if the set of control pa-
rameters complies with the static and dynamic require-
ments, the algorithm calculates the objective function 
as a measurement of how well that set of parameters 
performs. The algorithm uses by default the weighted 
quadratic errors of the output voltage under the user-
defined perturbations as the objective function to mini-
mize, but the user can create another objective function 
if needed. 
4) optimization of parameters: the algorithm tries to find 
the set of control parameters that minimizes the objective 
function while complying with the static and dynamic 
constraints. This search is done because of simplicity 
with a coordinate descent algorithm, although other 
techniques as gradient descent can be used. 
This way, the final design of the optimization algorithm is 
fast, because the error of the output voltage is minimized under 
perturbations, and robust, because the design complies with 
the specific static and dynamic requirements of the converter, 
accounting for tolerances, parasitic elements and distorted 
measurements. 
A. Comparison of different designs of Voltage mode control 
In order to show the benefits of using the proposed optimiza-
tion algorithm, this subsection compares a design of Voltage 
mode obtained from the proposed optimization algorithm with 
the design guidelines proposed by International Rectifier in 
[16] and Intersil in [17]. Of course, these design guidelines 
are meant to be general and fine tuning of the parameters 
is expected afterwards to achieve the best results. Still, this 
comparison can illustrate what can be achieved with the 
proposed optimization algorithm. 
Fig.9 shows the comparison of the dynamic response of 
the three designs under a load step (fig.9a) and a reference 
voltage step (fig.9b). The power stage is the same as the 
one in fig.7a. The optimized design is shown in black, the 
design based in International Rectifier's guidelines is shown 
in grey and the design based in Intersil's guidelines is shown in 
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dotted grey. The comparison shows that the design optimized 
with the proposed algorithm is faster than the other designs. 
Specifically, notice that it achieves the minimum possible 
deviation of the output voltage for the power stage under the 
load step, saturating the duty cycle to zero. Furthermore, it 
achieves an almost time-optimal response under the reference 
voltage step with a transient response very similar to the 
Minimum-time control [18, 19]. 
V. EXPERIMENTAL VALIDATION 
This section validates the designs of Voltage mode and V2IC 
controls optimized with the proposed algorithm in order to 
prove that they are fast and can be implemented in practice. 
It is divided in two subsections that explain separately each 
design. 
A. Validation of optimized design of Voltage mode control 
The power stage to be controlled is as follows (fig.6a): 
Vin = 5V, vout = IV, fsw = 300kHz, L = 1.3iiH, RL = 
l.bmQ, C = 40/xF, Rc = 4mO, Lc = 600pH, RhS}0n = 
30mQ, Ris,on = 14.2miX The optimization algorithm is 
setup with the following conditions: 
• The control is optimized for load disturbances and voltage 
reference steps. 
• The converter needs to be stable over the whole opera-
tion region and accounting for tolerances of the passive 
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The design obtained from the optimization is shown in black, the 
design based in [16] is in grey and the design based in [17] is shown 
in dotted grey. 
elements. The operation region is as follows: the output 
voltage can vary from IV to 4V and the output current 
can vary from 0A to 10A. Only the tolerance of the 
ESL of the output capacitor is taken into account, which 
is Lc ± 70% (accounting for the tolerances of the ESL 
because of the layout). 
• Only capacitance values greater than lOpF in the linear 
controller is allowed so that the design is implementable 
in practice. 
The obtained optimized controller has the following parame-
ters (fig.6a): fii = 300Q, R2 = 130Í), R3 = 12Í), Cx = 
570pF, C2 = ÍOOnF, C3 = 22nF. Fig. 10 shows the 
experimental transient responses of the designed Voltage mode 
control in a prototype under a load step (fig. 10a) and under a 
reference voltage step (fig. 10b). Notice that, in the case of the 
load disturbance, the response of the control is almost time-
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Fig. 10: Transient response of the optimized design of Voltage mode 
control under a load step (a) and a reference voltage step (b). 
optimal, achieving a very similar transient response as charge-
balance controls [20]. The response of the converter under 
voltage step is equally fast. Consequently, it has been validated 
that the design of a Voltage mode control with the proposed 
optimization algorithm is very fast and implementable. 
B. Validation of optimized design of V2IC control 
The power stage to be controlled is as follows (flg.6c): 
Vin = 51/ vout = 1.51/, fsw = 1.29MHz, L = 
l50nH, RL = 2mQ, C = 150/xF, Rc = lmíí, Lc = 
30mQ, Rts 12míX C, 
!50nF, Rs = 1Í), Ls = 1/JH. The optimization algorithm is 
setup with the following conditions: 
• The control is optimized for load disturbances and voltage 
reference steps. 
• The converter needs to be stable over the whole opera-
tion region and accounting for tolerances of the passive 
elements. The operation region is as follows: the output 
voltage can vary from 0.5V to 2V and the output current 
can vary from 0A to 15A. The converter needs to be 
stable also under the following variations of parameters: 
C ± 20%, L ± 20%, Rc ± 20%, Lc ± 70%. Notice 
that, variations in the output capacitor from the nominal 
values (C, Rc, Lc) would distort the current measurement. 
Duty cyclelSWdivJ 
Output voltage [20mV/div] 
Output 
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Fig. 11: Transient response of the optimized design of V Ic control 
under a load step (a) and a reference voltage step (b). 
Consequently, by taking into account these tolerances, the 
control will be robust under not-ideal sensing. 
• Only capacitance values greater than lOpF in the linear 
controller is allowed so that the design is implementable 
in practice. 
The obtained optimized controller has the following parame-
ters (flg.6c): Ki-n = 0.0184, Kv = 2.33, Rf = ÍMQ, Cf = 
47nfl 1/ 
ramp,pp 0.491/. Fig. 11 shows the experimental 
transient responses of the designed V2IC control in a prototype 
under a load step (fig. 10a) and under a reference voltage step 
(flg.llb). Notice that, in the case of the load disturbance, 
the response of the control achieves the minimum voltage 
deviation for the power stage. The response of the converter 
under voltage step is also fast. Consequently, it has been 
validated that the design of a V2IC control with the proposed 
optimization algorithm is very fast and implementable. 
VI. SUMMARY 
This paper has proposed an optimization algorithm to design 
fast and robust controls. It has been validated in simulations 
and in an experimental prototype that the designs are very fast, 
close to time-optimal response. Furthermore, their robustness 
is assured by means of a very accurate stability analysis. The 
algorithm can take into account a lot of information such as 
operation region, tolerances of components, parasitic elements 
and sensing networks. The algorithm can be applied to voltage 
mode, current mode and ripple-based controls and different 
modulation techniques such as constant frequency or constant 
on-time modulations. 
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APPENDIX A 
PIECE-WISE MODELS OF CONTROLS 
This appendix contains the detailed expression of the piece-
wise models of the Buck converter controlled with type-Ill 
Voltage mode, V2IL and V2IC. The models are of the form: 
dx{t) J A0x(t) + B0u, if state is 0 
dt | Aixit) + Biu, if state is 1 (2) 
where u are the input variables, x are the state variables, the 
state 0 is when the low-side MOSFET is conducting and the 
state 1 is when the high-side MOSFET is conducting. 
A. Piece-wise model of type-Ill Voltage mode with constant 
frequency 
Figure 6a shows the scheme of the model of Voltage mode. 
The state variables are 
x{t) = (vc(t), iL(t), ic(t), va(t), vb{t) vd{t)) , 
and the input variables are 
u
 = {yin, Vref, Iload) • 
The matrices are 
(3) 
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R R 
R\Ci R3C1 
0 
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l/C 
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V SX\CJ\ XL3C1 IX\Cy\ XL3G1 / 
B i = 
/ ° 
\/L 
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R/L 
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-R/{R3C3) 
-1 - 1 -R - 1 
I\\CJ\ XL3C1 SX\CJ\ XÍ3G1/ 
(8) 
The switching conditions to switch from ON to OFF and 
from OFF to ON are, respectively: 
where 
hw{x,i) = Kx{f) + Gu + mrampt 
h0l(t)=t-T 
K = (0, 0, 0, 0, 1, 0) 
G = (0, 0, 0) 
(9) 
(10) 
(11) 
(12) 
B. Piece-wise model ofV2IiJ with constant on-time 
Figure 6b shows the scheme of the model of V2IL. The 
state variables are 
x{t) = (vc(t), iL(t), ic(t), Vi(t), vf(t))T, (13) 
and the input variables are 
u = (14,, Vref, Iioad)T; Kp = l/{RfCf). (14) 
The matrices are 
An = 
( ° 
0 
-\/Lc 
0 
V 0 
0 
Rls,on + Rh + R 
^L 
R/Lc 
-{R,s,on + R)/(RiCi) R/(RiCi) 
l/C 
R/L 
(R + Rc)/Lc 
-KPR KPR 
0\ 
0 
0 
-i/(RiCi) 0 
KPR 
(15) 
Ai = 
( ° 
0 
-l/Lc 
0 
^ o 
Bo 
Bi = 
The switching < 
from OFF to ON 
0 l / C 
Rhs,on + RL + R
 n , T 
? B / L 
ñ / ¿ c -(R + Rc)/Lc 
— (Rhs,on + R)/{RiCi) R/(RiCt 
-KPR KPR 
0 o\ 
0 0 
0 0 
- l / i f l i C i ) 0 
KPR O) 
; 
/ 0 0 0 \ 
0 0 R/L 
0 0 -R/Lc 
0 0 R/(RiCi) 
{0 Kp KPR ) 
; 
/ 0 0 0 \ 
1/L 0 R/L 
0 0 - B / B c 
l/(RiCi) 0 « / ( ñ i C i ) 
^ 0 K p KPR ) 
) 
(16) 
(17) 
(18) 
conditions to switch from ON to OFF and 
are, respectively: 
h10(x,t) =t- Ton 
hoi(x,i) = Kx(t) + Gu 
(19) 
(20) 
where 
K = (0, KVR, - KVR, Ki, - 1) (21) 
G= (0, 0, -KVR). (22) 
C. Piece-wise model ofV2Ic with constant frequency 
Figure 6c shows the scheme of the model of V2IC. The 
state variables are 
X{t)= (vc(t), Vs(t), iL(t), ic(t), is(t) Vf(t)) 
and the input variables are 
u = {vin, vref, i¡oad)T; Kp = t/iRfCf)-
The matrices are 
(23) 
(24) 
An 
( ° 
0 
0 
-l/Lc 
0 
V o 
l/C 
0 
R/L 
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-R/Ls 
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0 
0 
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0 
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0 
0 
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^L 
R/Lc 
R/Ls 
-KpR 
0 0\ 
l/Cs 0 
R/L 0 
-R/Lc 0 
-(R + Rs)/Ls 0 
KPR 0/ 
(25) 
Ai 
0 
0 
0 
-l/Lc 
0 
V o 
l/C 
0 
R/L 
-{R + Rc)/Lc 
-R/Ls 
KpR 
0 
0 
0 
0 
-l/Ls 
0 
0 
0 
Rhs,on + RL + R 
^L 
R/Lc 
R/Ls 
-KPR 
0 
l/Cs 
R/L 
-R/Lc 
-(R + Rs)/Ls 
KpR 
0\ 
0 
0 
0 
0 
/o 0 
Bn 
0 
0 
0 
0 
0 
0 
0 
0 
\ 0 Kp 
0 
0 
R/L 
-R/L 
-R/L, 
KPR ) 
S i 
/ 0 
0 
Í/L 
0 
0 
V o 
0 
0 
0 
0 
0 
K„ 
(26) 
\ 0 
0 
R/L 
-R/Lc 
-R/Ls 
KPR J 
(27) 
The switching conditions to switch from ON to OFF and 
from OFF to ON are, respectively: 
hw(x,i) = Kx(t) + Gu + mrampt (28) 
h01(t)=t-T (29) 
where 
K = (0, 0, KVR, - KVR, nKi - KVR, - 1) (30) 
G = ( 0 , - 1 , -KVR) (31) 
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